Use the scheduling tool below to browse all the available sessions, speakers and topics at this year's event. Find the content and sessions to fit all of your educational needs and ensure you get the most out of your time at the show.
Build your conference agenda today! By signing up for the Scheduler, you can add sessions to your "Favorites" and develop your own personalized schedule. This personalized schedule will be synced with the official DesignCon Event App.
This paper presents a comprehensive investigation on the effectiveness and reduction of mode conversion in SerDes links for serial interface applications. It offers a technique for suppressing mode conversion caused by bend length mismatch in a differential signal pair. The technique consists of reducing trace losses, matching input and output port impedances, and minimizing deviations in differential pair characteristic impedance. Finally, numerical validation of the technique is established by extracting Scattering Parameter models using a full-wave field solver and carrying out time-domain system simulations to obtain receiver eye diagrams for a high-speed serial interface such as Peripheral Component Interface Express (PCIe) operating at 16GT/s (Gen4). This study results in characterizations and recommendations for reducing mode conversion in the lossy SerDes channel.
EMC engineers leave this paper discussion with new idea about controling EMC issues. They learn how mode conversion resulting from a bend in a differential pair can be reduced in a complex high-speed lossy SerDes channel if port impedances are matched and differential pair characteristic impedance does not deviate appreciably from its nominal value. They also see the technique is further validated by both scattering parameter trends and time-domain system simulations.