Use the scheduling tool below to browse all the available sessions, speakers and topics at this year's event. Find the content and sessions to fit all of your educational needs and ensure you get the most out of your time at the show.
Build your conference agenda today! By signing up for the Scheduler, you can add sessions to your "Favorites" and develop your own personalized schedule. This personalized schedule will be synced with the official DesignCon Event App.
09. Measurement, Simulation, and Optimization of Jitter, Noise, and Timing to Minimize Errors
Audience Level: All
This TecForum reviews the latest design and verification developments, as well as architecture, circuit, and deep submicron process (28, 20, 14, 10 nm) technology advancements for high-speed links, with an emphasis on jitter, noise, and signal integrity for 10 -112 Gbps high-speed I/Os (e.g., GbE (10G, 40G, 100G, 400G), CEI/OIF (11G, 20-28G, 40-60G, 80-120G), Fibre Channel (16G, 32G, 64 G), and PCI Express (8G, 16G, 32G). Example studies on design and validation methods will be presented.
Basics knowledge on high-speed link architectures, jitter, noise, SNDR, nonlinearity, signal integrity, and related standards, design and verification methodologies, as well as the latest knowledge on the advanced topics such as 10-112 Gbps link design and verification with jitter, noise, SNDR, signal integrity, performance, and power optimization.