DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

A Novel Design Methodology That Solves Todays System-Level Analysis Challenges

Jim Godwin  (EDA Engineer, Texas Instruments)

Chanakya K V  (Lead EDA Engineer, Texas Instruments)

RItabrata Bhattacharya  (Principal Engineer, Product, Cadence Design Systems)

Taranjit Kukal  (Sr Product Engineering Architect, Cadence Design Systems)

Location: Ballroom E

Date: Thursday, January 30

Time: 2:00pm - 2:40pm

Track: 06. System Co-Design: Modeling, Simulation & Measurement Validation

Format: Technical Session

Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!

Vault Recording: TBD

Audience Level: All

Typical analog design verification systems do not include test environments in simulation, leading to greater possibilities of device failure. There is an immediate need for a system where device (DUT), HIB (Hardware Interface Board) and ATE (Automatic Test Equipment) could be simulated in a familiar design environment seamlessly. This paper proposes the methodology to bring the HIB components and connectivity to design environment and perform top level system verification of HIB and DUT together before an ATE hardware tape out. Citing two practical use cases, key benefits include overall reduction in test hardware development cycle and flexibility between choosing only a functional verification and a full custom sanity.


Methodology to bring the HIB components and connectivity to pre-silicon design environment; Top level system verification of HIB and DUT together before an ATE hardware tape out.

Presentation Files