DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

A Statistical Modeling Approach for FEC-Encoded High-Speed Wireline Links

Ming Yang (PhD Candidate, University of Toronto)

Location: Ballroom B

Date: Thursday, January 30

Time: 8:00am - 8:45am

Track: 08. Measurement, Simulation & Improving Jitter, Noise & BER (Pre & Post FEC), 06. System Co-Design: Modeling, Simulation & Measurement Validation

Format: Technical Session

Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!

Vault Recording: TBD

Audience Level: All

This paper presents a statistical modeling approach to accurately estimate post-FEC BER for high-speed wireline links using standard linear block codes, such as the RS(544,514,15) KP4 and RS(528,514,7) KR4 codes. A hierarchical approach is adopted to analyze the propagation of PAM-symbol and FEC-symbol errors through a two-layer Markov model. In this paper, we will turn our proposed BER estimation method into a set of tools to assist in making architectural choices for wireline transceivers, such as co-design of the equalization and FEC in the presence of DFE error and various noise sources including residual ISI, crosstalk, transmitter and receiver jitter.


A statistical modeling approach to accurately estimate post-FEC BER below 10^-15 for high-speed wireline links using standard linear block codes while accounting for DFE error propagation and other noise sources including residual ISI, crosstalk and TX/RX jitter.

Intended Audience

Basic knowledge in probability and statistics; familiar with common equalization techniques in wireline Serializer/Deserializer; understanding the fundamentals of linear block codes