DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.


Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

Accelerate Interposer Design Efficiency Using Neural Networks & Genetic Algorithms

Xiao-Ming Gao (Engineer, Intel Corporation)

Naveid Rahmatullah (Manager, Intel)

Taylor Hogan (Senior Software Architect , Cadence)

Location: Ballroom D

Date: Thursday, January 30

Time: 12:00pm - 12:45pm

Track: 14. Machine Learning for Microelectronics, Signaling & System Design

Format: Technical Session

Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!

Vault Recording: TBD

Audience Level: All


Most EDA tools on the market today are not able to deal with complex SoC interposer layout due to stringent routing constraints, rapid changing technology, and irregular routing patterns. Therefore, the routing has to be done manually to achieve satisfactory results. To address this challenge, we propose a new approach based on machine learning that utilizes advanced neural networks and genetic algorithms to leverage the parallel processing power of modern computing hardware. The process uses a heuristic approach to find the optimal solutions to new problems by learning from past designs and drastically reduces the layout time and resources.

Takeaway

Machine learning-based smart router can accelerate PCB layout process efficiency and drastically reduce routing time and resources.