DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

Accurate IBIS-AMI modelling of DSP-Based 56G Ethernet Transceivers & Successful Hardware to Model Correlation

Priyank Shukla  (Staff Applications Engineer, Synopsys)

Kevin Li  (HW Engineer Sr, Synopsys)

Ayal Shoval  (Sr. Member, Technical Staff, Synopsys)

Ismael Duron  (Sr IC Test engineer, Synopsys)

Location: Ballroom B

Date: Wednesday, January 29

Time: 12:00pm - 12:45pm

Track: 02. Chip I/O & Power Modeling & Validation Solutions

Format: Technical Session

Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!

Vault Recording: TBD

Audience Level: Intermediate

56Gbps/112Gbps PAM-4 PHYs are becoming the default technology for up to 800G network solutions in order to meet architectural requirements such as power, number of lanes, cost/performance. To accommodate such high data rates, most of the available PHYs on the market have moved from PVT highly dependent and hard to scale analog architectures to more robust and flexible DSP implementations. This architectural shift has implications on simulation and modelling, which has traditionally been handled by IBIS-AMI models. This paper will highlight key concepts for accurate IBIS-AMI model generation and simulation of DSP-based transceivers, and demonstrate the modelling performance through silicon correlation.


Attendee will learn about:
• The basic IBIS-AMI modelling concepts with a PAM-4 56Gbps Ethernet transceiver
• differences between analog vs DSP receiver, highlighting the current modelling considerations and key improvement needed for a reliable IBIS-AMI model
• Modelling Accuracy demonstrated through test-chip hardware correlation

Presentation File