Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.
Location: Ballroom B
Date: Wednesday, January 29
Time: 9:00am - 9:45am
Track: 10. Power Integrity in Power Distribution Networks
Format: Technical Session
Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!
Vault Recording: TBD
Audience Level: All
During product design phase, IP integration effort takes place very first to define the die floor plan and then this floor structure will be used for packaging/mother board design. Later when we use the identified floor plan we sometimes do not meet the coupling level requirement with all possible package/board enablers. One reason being the adjacent IP being noisy source located next to a sensitive IP in the floor plan. In this scenario package/mother board layout could only offer limited noise isolation. We propose a scheme during IP integration for optimized floor plan for lowest coupling noise to begin with.
Today the problem is even with all enablers we use to achieve best possible layout isolation through the package till the mother board, the coupling levels achieved sometimes do not meet the requirement. The learning here was that package/mother board layout can offer isolation to certain levels, for further coupling reduction the IP floor plan was a key enabler.