DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Early Bird Registration Now Open till November 30th. Save Up to $300 Today!

DesignCon 2019 Presentation Viewer

Purchase procecdings

Welcome to the DesignCon Presentation Store. Here you can view and download conference and/or show floor theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, note that it’s likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

If you’d like to do a bulk download of all conference presentations or technical papers at once, please click here for conference presentations or click here for full technical papers. For sessions not included in the main conference, click here for Chiphead Theater presentations or click here for sponsored session presentations.

Design of 2.5D Interposer in High Bandwidth Memory & Through Silicon Via for High Speed Signal

Bo Pu (Staff Engineer, Samsung Electronics)

Location: Ballroom A

Date: Wednesday, January 30

Time: 10:00am - 10:45am

Track: 01. Signal & Power Integrity for Single-Multi Die, Interposer & Packaging, 07. Advanced I/O Interface Design for Memory & 2.5D/3D/SiP Integrations

Session Type: Technical Session

Vault Recording: TBD

Audience Level: All

The 2.5D interposer becomes a crucial solution to realize grand bandwidth of HBM for the increasing data requirement of HPC and AI applications. To overcome high speed switching bottleneck caused by the large resistive and capacitive characteristics of interposer, design methods to achieve an optimized performance in a limited routing area are proposed. Unlike the conventional single TSV, considering the reliability, multiple TSV are used as the robust 3D interconnects for each signal path. An equivalent model to accurately describe the electrical characteristics of the multiple TSV, and a configuration pattern strategy of TSV to mitigate crosstalk are also proposed.


A design method to achieve a high performance 2.5D interposer of high bandwidth memory is presented in this paper, and a model of the unconventional grouped TSV in signal integrity view is also proposed. Those methods could be practical guidelines for high speed signal design in 2.5D/3D interconnects and interposer.

Presentation Files