DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

Designing Next Generation Memory Interfaces: Modeling, Analysis & Tips

Daniel Lambalot  (Director of Engineering, Socionext)

Justin Butterfield  (Senior Engineer, Micron)

Dong Soon Lim  (Signal Integrity engineer, Micron)

Zhen Mu  (Sr. Principal Product Engineer, Cadence Design Systems)

Atsushi Sato  (Senior Manager Custom SOC Dev. Division, Socionext, Inc.)

Yuji Nakagawa  (Senior Manager IP Development Div., Socionext, Inc.)

Shintaro Ohtani  (Signal and Power-Integrity Engineer, Socionext, Inc.)

Motoaki Matsumura  (DDR IP Engineer, Socionext, Inc.)

Location: Ballroom A

Date: Wednesday, January 29

Time: 2:00 pm - 2:40 pm

Track: 05. Advanced I/O Interface Design for Memory & 2.5D/3D/SiP Integrations

Format: Technical Session

Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!

Vault Recording: TBD

Audience Level: Intermediate

In 2013, even before DDR4 is widely used in mainstream designs, DDR5 standard was announced. Though the final version of DDR5/LPDDR5 standard is not available yet to the industry, the key features in DDR5 is known to public over the years: DDR5 would provide twice as wide bandwidth as DDR4 RAM does and with more efficient power management. In details, DDR5 interface design requires bus-based channel simulations to account for SSN and crosstalk comprehensively, with advanced modeling technologies for the filter methods employed in controller and memory designs. This paper presents major design challenges and solutions for LPDDR5 interface designs at system level. Modeling and simulation methods are demonstrated, and analysis tips will be shared with the industry.


LPDDR 5 interface design posts new challenges for designers to analyze and implement. A fully functional system with LPDDR5 interface can be achieved by understanding its key requirements and by choosing proper simulation and modeling methodologies.

Intended Audience

A cursory understanding of DDRx designs, time domain circuit simulation and channel simulation, filter techniques of FFE/CTLE/DFE, and IBIS-AMI modeling.

Presentation File