DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

DfA (Design for AMI): A New Integrated Workflow for Modeling 56G PAM4 SerDes Systems

Ravindra Rudraraju  (Director , Intel)

Richard Allred  (Signal Integrity Expert, MathWorks)

Barry Katz  (Director of Engineering RF & AMS, MathWorks)

Jonggab Kil  (Lead , Intel)

Tripp Worrell  (SerDes Manager, MathWorks)

Walter Katz  (Signal Integrity Expert, MathWorks)

Vijay Kasturi  (SI/PI Engineer, Intel)

Location: Ballroom E

Date: Wednesday, January 29

Time: 9:00am - 9:45am

Track: 02. Chip I/O & Power Modeling & Validation Solutions, 07. Optimizing High-Speed Serial Design

Format: Technical Session

Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!

Vault Recording: TBD

Audience Level: All

Today's high speed SerDes design requires upfront effort by architects to allow for the direct extraction of an IBIS-AMI model from the architectural model. We demonstrate a process of creating an IBIS-AMI model from detailed characterization data of the CTLE, DFE and CDR. The multi-stage CTLE is defined by frequency domain curves and saturating voltage in/out tables; poles/zeros extracted from the curves by vector fitting are combined with a memoryless non-linearity to model each CTLE stage. Advanced impulse response equalization adaptation schemes quickly finds near optimum settings and serve as a starting point for custom adaptation implementations.


Demonstrates a Design for AMI model workflow that will enable SerDes architects to create an IBIS-AMI model from their detailed architectural designs. Detailed characterization and modeling of the CTLE, DFE and CDR. Advanced equalization adaptation schemes that are readily modified by users.

Intended Audience

Basic knowledge of a SerDes system

Presentation Files