Early Bird Registration Now Open till November 30th. Save Up to $300 Today!


DesignCon 2019 Presentation Viewer

Welcome to the DesignCon Presentation Store. Here you can view and download conference and/or show floor theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, note that it’s likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

Enable Innovation with Hardware-Enforced Security at the Core

Ben Levine (Senior Director of Product Management, Rambus)

Location: Great America 3

Date: Wednesday, January 30

Time: 11:05am - 11:45am

Track: Sponsored Sessions

Session Type: Sponsored Session

Vault Recording: TBD

Rambus

Making a highly complex processor optimized for performance, into a secure processor is very difficult. Instead, move security-sensitive code into secure hardware cores siloed from general purpose processors, so the cores can utilize processors optimized for secure operation and implement hardware protection against attacks. See an example of a secure core implemented using a custom-designed RISC-V CPU targeted specifically for security; demonstrating a layered security approach offering robust protection against a broad range of threats through carefully thought out system design.