Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.
Amanda (Xiaoqing) Dong (SerDes design engineer, Xilinx)
Nick (Chunxing) Huang (SI design engineer, Shenzhen Zhongzeling Electronics)
Geoff (Geoffrey) Zhang (distinguished engineer, Xilinx)
Location: Ballroom C
Date: Wednesday, January 29
Time: 12:00pm - 12:45pm
Track: 09. High-Speed Signal Processing, Equalization & Coding, 08. Measurement, Simulation & Improving Jitter, Noise & BER (Pre & Post FEC)
Format: Technical Session
Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!
Vault Recording: TBD
Audience Level: Intermediate
FEC becomes indispensable for 56G-PAM4 link systems. In a multi-part-link-system where FEC is only used in end devices, mixed mode errors from each link section collectively impact the final stage FEC performance.
We introduce a simulation algorithmic model for evaluating an end-to-end PAM4 RS-FEC for multi-part link applications. FEC symbol error patterns within each section are combined to form FEC symbol error patterns for analyzing the final stage FEC capability.
The goal of the paper is to provide a method for end-to-end FEC performance evaluation and to help with system insertion loss budgeting to achieve the overall best link margin.
An engineering method for multi-part link end-to-end FEC performance analysis is proposed. The new method provides burst error signatures and BER for each section and their impact on the overall link FEC performance. Doing so allows system engineers to budget link loss for multi-part systems to achieve optimal system performance.