DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Early Bird Registration Now Open till November 30th. Save Up to $300 Today!

DesignCon 2019 Presentation Viewer

Purchase procecdings

Welcome to the DesignCon Presentation Store. Here you can view and download conference and/or show floor theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, note that it’s likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

If you’d like to do a bulk download of all conference presentations or technical papers at once, please click here for conference presentations or click here for full technical papers. For sessions not included in the main conference, click here for Chiphead Theater presentations or click here for sponsored session presentations.

Exposing Adaptive Equalization Functionality in 32 Gbps SerDes Receivers

Greg Edlund (Senior Engineer, Systems Hardware Development, IBM)

Location: Great America 3

Date: Thursday, January 31

Time: 10:05am - 10:45am

Track: Sponsored Sessions

Session Type: Sponsored Session

Vault Recording: TBD

Cadence Design Systems

Adaptive equalization has been around long enough that we're beginning to think of it as "invisible infrastructure." In reality, it's a complex control system that works in concert with clock data recovery - another complex control system. Although the equalizers themselves may share certain features that are common among different serdes, each adaptive system is unique. The function of the system and its controls often remain hidden to the end user. This talk will take an objective look at how these functions are implemented in a 32 Gbps IBIS-AMI model.