DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.


Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

Finding Reflective Insertion Loss Noise and Reflectionless Insertion Loss

Hansel Dsilva (Staff Signal Integrity Engineer, Achronix Semiconductor Corporation)

Sasikala J (Senior Package Design Engineer, Achronix Semiconductor Corporation)

Abhishek Jain (Senior Design Engineer, Achronix Semiconductor Corporation)

Amit Kumar (Principal Engineer, Achronix Semiconductor Corporation)

Richard Mellitz (Distinguished Engineer , Samtec)

Adam Gregory (Signal Integrity Engineer, Samtec)

Beomtaek Lee (Senior Principal Engineer , Intel)

Location: Ballroom D

Date: Wednesday, January 29

Time: 2:00pm - 2:45pm

Track: 07. Optimizing High-Speed Serial Design, 13. Modeling & Analysis of Interconnects

Format: Technical Session

Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!

Vault Recording: TBD

Audience Level: Intermediate

As work begins in designing interconnects at 112 Gbps, channel specification metrics need to be revisited to ensure that the different parameters that lead to eye opening degradation are quantified realistically. This paper identifies the pitfalls of the insertion loss deviation which utilizes a fitted attenuation profile and is not able to distinguish between the reflections and coupling to resonant structures. This alternate approach utilizes the power scattering matrix theory in finding the insertion loss noise due to reflections by solving simultaneous equations for the zero reflection termination. This physics based approach is ideal for interconnect characterization pertaining to reflections.

Takeaway

Presented is a novel methodology to find reflective insertion loss noise and reflectionless insertion loss. It is an evolution of insertion loss deviation. It provides a means of dissection of loss and reflections from a measured S-parameter insertion loss.

Intended Audience

Basics of the scattering matrix and end-to-end channel simulation.