Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.
Location: Ballroom B
Date: Thursday, January 30
Time: 11:00am - 11:45am
Track: 08. Measurement, Simulation & Improving Jitter, Noise & BER (Pre & Post FEC), 07. Optimizing High-Speed Serial Design
Format: Technical Session
Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!
Vault Recording: TBD
Audience Level: Advanced
For the case of a PAM4 serial data link we show that the result of the figure of merit measurements of the signals in today's PAM4 links (SNDR, TDECQ) is a function of the detailed architecture of the clock recovery used for the measurements, and on the ISI and other characteristics of the signal. We quantify the impact of this on the error in result of these practical figure-of-merit measurements of PAM4 signal for characterization and compliance test. We present a novel remedy for this undesirable dependency.
Measurements of PAM4 signals are burdened by errors due to differences in clock recovery of the measurement systems. We characterize a class of these errors, describe an error mechanism, and describe and evaluate a remedy for this class of errors.
Understanding of PAM4 serial data transmission and of its measurements