April 5-7, 2022|Santa Clara Convention Center| Santa Clara, CA

Welcome to the DesignCon 2022 agenda and presentation download site. Here you can view and download conference, Chiphead Theater, and other event presentations before, during, and after the event. If you're looking for a presentation from a specific session that you're unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalog of available presentations.

Mainstream Signal Integrity Workflow for PCIe 6.0 PAM4 Signaling


Jared James  (Sr Principal Product Engineer, Cadence)

Tony Chen  (Product Marketing Director, Cadence)

Location: Mission City Ballroom B5

Date: Thursday, April 7

Time: 2:00 pm - 2:45 pm

Track: Sponsored Session

Format: Sponsored Session

Education Level: All

Pass Type: 2-Day Pass, All Access Pass, Expo Pass

Vault Recording: TBD

Audience Level: All

With the arrival of PCIe 6.0, design teams need a solution that includes one-stop signal integrity technology that will help accelerate the path to PCIe 6.0 compliance. Learn how Cadence's design IP team and system-level signal integrity technology work together to help systems companies deploying PCIe 6.0 design it right the first time.