DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Early Bird Registration Now Open till November 30th. Save Up to $300 Today!

DesignCon 2019 Presentation Viewer

Purchase procecdings

Welcome to the DesignCon Presentation Store. Here you can view and download conference and/or show floor theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, note that it’s likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

If you’d like to do a bulk download of all conference presentations or technical papers at once, please click here for conference presentations or click here for full technical papers. For sessions not included in the main conference, click here for Chiphead Theater presentations or click here for sponsored session presentations.

Panel – 112-Gbps Package Challenges

Hsinho Wu (Designer Engineer, Intel Corp.)

Masashi Shimanouchi (Design Engineer, Intel Corp.)

Jenny Jiang (Packaging/Platform Design Engineer, Intel Corp.)

Richard Mellitz (Distinguished Engineer , Samtec)

Yuriy Shlepnev (President , Simberian Inc.)

Mike Resso (Signal Integrity Application Scientist, Keysight Technologies)

Location: Ballroom G

Date: Tuesday, January 29

Time: 4:45pm - 6:00pm

Track: 05. Advances in Materials & Processing for PCBs, Modules & Packages, 08. Optimizing High-Speed Serial Design

Session Type: Panel Discussion (Free)

Vault Recording: TBD

Audience Level: All

100Gbps Ethernet (IEEE 802.3ck) and OIF CEI 112Gbps specifications have pushed the Nyquist frequencies to 26.56GHz and 28GHz. This means that device and system vendors need to re-evaluate their bandwidth requirements and link configurations such as: reduction of channel budget due to extra insertion loss consumed by packages, device/package/PCB co-optimizations, package impedance choices, and consideration of package's PVT variations. In this panel, we would like to discuss the impacts, challenges, technology outlook, and solutions with experts from various areas including device/package design, standards, test and measurement, system builders, and 3D EM modeling.


The audience will gain the knowledge on package requirements and challenges at 112Gbps and beyond.