DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Early Bird Registration Now Open till November 30th. Save Up to $300 Today!

DesignCon 2019 Presentation Viewer

Purchase procecdings

Welcome to the DesignCon Presentation Store. Here you can view and download conference and/or show floor theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, note that it’s likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

If you’d like to do a bulk download of all conference presentations or technical papers at once, please click here for conference presentations or click here for full technical papers. For sessions not included in the main conference, click here for Chiphead Theater presentations or click here for sponsored session presentations.

Panel – FEC for 112-Gbps High Speed Serial Links & Beyond

Cathy Liu (R&D Director, OIF Board Member, Broadcom)

Mike Li (Fellow, Intel)

Mike Steinberger (Lead Architect - Serial Channel Products, Sisoft)

Steve Sekel (Strategic Product Planner, Keysight)

Shaohua Yang (Distinguished Engineer/Strategic Product Marketing, Broadcom Inc)

Xiaoqing (Amanda) Dong (Principal Engineer)

Location: Ballroom G

Date: Wednesday, January 30

Time: 3:45pm - 5:00pm

Track: 10. High-Speed Signal Processing, Equalization & Coding

Session Type: Panel Discussion (Free)

Vault Recording: TBD

Audience Level: Intermediate

Forward error correction (FEC) has been widely adopted by networking and storage systems. Recently its role has become more essential for high speed serial link transmission such as 56 Gbps and 112 Gbps per lane electrical and optical interfaces. In this panel a group of speakers from cross sections of industry will share their opinions, debate the issues, and provide solutions of FEC for high speed networking and storage serial link systems.


Panelists are cross industry leads from system, chip, simulation, and T&M equipment areas and they will share their opinions, debates the issues of FEC and provides joint solutions for 56G and next generation of 112G serial link systems.

Intended Audience