DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Early Bird Registration Now Open till November 30th. Save Up to $300 Today!

DesignCon 2019 Presentation Viewer

Purchase procecdings

Welcome to the DesignCon Presentation Store. Here you can view and download conference and/or show floor theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, note that it’s likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

If you’d like to do a bulk download of all conference presentations or technical papers at once, please click here for conference presentations or click here for full technical papers. For sessions not included in the main conference, click here for Chiphead Theater presentations or click here for sponsored session presentations.

Panel – PCI Express Ecosystem: Getting Ready for 32 GT/s

Steve Krooswyk (New Connector SI Design, Samtec)

Pegah Alavi (Senior Applications Engineer, Keysight)

Rita Horner (Sr. Technical Marketing Manager, Synopsys)

Mo Liu (PCIe SI Lead, Intel)

Rick Eads (Principal PCI Express Program Manager, Keysight)

Dean Gonzales (SI Lead, AMD)

Alfred Key (PCIe Product Architect for Board and Systems, NVIDIA)

Location: Ballroom C

Date: Wednesday, January 30

Time: 3:45pm - 5:00pm

Track: 08. Optimizing High-Speed Serial Design

Session Type: Panel Discussion (Free)

Vault Recording: TBD

Audience Level: All

The PCI Express ecosystem will soon make a generational leap, doubling to 32GT/s. Our panel highlights the challenges in designing, implementing, and validating a new generation of PCI Express. We review the critical silicon to silicon questions: Is Gen5 PHY destined to use more DFE and more power? How to navigate controller and switch options? How do I know a cable or connector is 32G capable? What scope BW is required? Is the package more important at 32G? What channel optimization is needed? What potential add in card improvements?


As PCI Express speeds increase, so do the challenges. The attendees will gain important insights from leading experts in the design, implementation, and validation for PCI Express at 32GT/s.