DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

Panel – PCIe 32G & 64G: System Design & Test Challenges

Steve Krooswyk  (New Product and Standards SI, Samtec)

Rita Horner  (Technical Marketing Manager, Sr. Staff, Synopsys)

Ying Li  (SI/PI Engineer, NVIDIA)

Dan Froelich  (Director of Systems Engineering, Tektronix)

Pegah Alavi  (Director, Keysight)

Patrick Casher  (Pr. Product Development Engineer, Foxconn Interconnect Technology)

David Bouse  (Systems Engineer, Tektronix)

Rick Eads  (Principal PCI Express Program Manager, PCISIG Board Member, Keysight)

Tim Wig  (Signal Integrity Engineer, Intel)

Location: Ballroom F

Date: Thursday, January 30

Time: 3:45pm - 5:00pm

Track: 07. Optimizing High-Speed Serial Design

Format: Panel Discussion

Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass, Boot Camp Pass, Expo Pass - Get your pass now!

Vault Recording: TBD

Audience Level: All

As PCI Express 5.0 system development commences, 64G-PAM4 has been announced to follow in 2 years. Join our panel to discuss the challenges in PCIe 5.0\6.0 system designs and validation. We will address key questions: Is 85 ohm PCB, connector, or cable required? How critical is system crosstalk at PAM4? How does new Integrated Crosstalk Noise for connector compliance work? What is new in post-silicon validation? How is the gold finger design changing? Possible requirements for add in cards? Is microstrip dead?


Understand the design and validation challenges at 32GT/s NRZ and 64GT/s-PAM4. Come away equipped to make better decisions for packages, systems, connectors, and add in cards.

Presentation File