DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Early Bird Registration Now Open till November 30th. Save Up to $300 Today!

DesignCon 2019 Presentation Viewer

Purchase procecdings

Welcome to the DesignCon Presentation Store. Here you can view and download conference and/or show floor theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, note that it’s likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

If you’d like to do a bulk download of all conference presentations or technical papers at once, please click here for conference presentations or click here for full technical papers. For sessions not included in the main conference, click here for Chiphead Theater presentations or click here for sponsored session presentations.

PCI Express 4.0 and 5.0 Electrical Compliance Test Challenges

Patrick Connally (Technical Marketing Engineer, High Bandwidth Oscilloscopes, Teledyne LeCroy)

Location: Mission City M2

Date: Wednesday, January 30

Time: 10:05am - 10:45am

Track: Sponsored Sessions

Session Type: Sponsored Session

Vault Recording: TBD

Teledyne LeCroy

PCI Express 4.0 introduces a unique set of testing demands, as a mix of sophisticated protocol- and physical-layer test capabilities are required at new transfer rates of 16 Gb/s. At the physical layer, transmitter and receiver testing involve new test procedures and topologies to emulate the challenging signal integrity environments at 16 Gb/s rates.

The Teledyne LeCroy/Anritsu joint PCIe Gen4 physical layer test solution will be used to illustrate these test procedures, as well as giving a preview of future PCI Express 5.0 test requirements.