DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Early Bird Registration Now Open till November 30th. Save Up to $300 Today!


DesignCon 2019 Presentation Viewer

Purchase procecdings

Welcome to the DesignCon Presentation Store. Here you can view and download conference and/or show floor theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, note that it’s likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

If you’d like to do a bulk download of all conference presentations or technical papers at once, please click here for conference presentations or click here for full technical papers. For sessions not included in the main conference, click here for Chiphead Theater presentations or click here for sponsored session presentations.

PCI Express 5.0: Full Speed Ahead! Phy Layer Testing Challenges at 32GT/s

Rick Eads (Principal Program Manager for Serial Computer Bus Technologies, Keysight Technologies)

Thorsten Goetzelmann (Application Engineer Receiver Test, Keysight Technologies)

Location: Great America 1

Date: Wednesday, January 30

Time: 9:20am - 10:05am

Track: Sponsored Sessions

Session Type: Sponsored Session

Vault Recording: TBD

Audience Level: Intermediate

Keysight Technologies

Only two years in the making, PCI Express 5.0 is quickly following on the heels of the PCIe 4.0 specification and is expected to be finalized in H1 2019. At speeds of 32GT/s, and across channels that conspire to attenuate the 32GT/s signal by up to -38dB of loss at 16Ghz, PCIe 5.0 portends to become the most challenging edition of the PCI Express standard to date. In this session you will learn about some of the key differences between PCI Express 5.0 and PCie 4.0 including changes to the Gen5 receiver equalization requirements along with new options for link equalization. Especially challenging for Gen5 is the need to be able to tolerate a eye height of just over 10mV which is expected to push receiver technology to the brink. In this session you’ll learn not only what’s new with the PCIe 5.0 standard but also what to look for as you evaluate tools to help you evaluate your transmitter and receiver circuits.