Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.
Harrison Fei Xue (SI engineer, Intel)
Xinjun Zhang (SI engineer, Intel)
Yanwu Wang (SI engineer, Intel)
Location: Ballroom F
Date: Wednesday, January 29
Time: 11:00am - 11:45am
Track: 07. Optimizing High-Speed Serial Design, 13. Modeling & Analysis of Interconnects
Format: Technical Session
Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!
Vault Recording: TBD
Audience Level: All
HSIO solution space is shrinking as speed goes higher and higher even after applying upgraded and higher cost PCB materials. Three enablers based on stackup and geometry are analyzed, which includes copper thickness, core and prepreg thickness, and differential routing trace width and spacing. By applying these enables and together with a pitch-varied routing strategy and far-end crosstalk mitigation technique, a real PCB routing case study on a PCIe 5.0 channel is analyzed and up to 2.8 inches (28%) solution space extension is seen after using 5-mil core and pitch-varied routing.
As signaling speed goes high, maximum allowed channel length actually shrink even after applying the upgraded PCB materials. By applying three proposed enablers, a pitch-varied routing strategy and far-end crosstalk mitigation technique, we are able to see up to 2.8 inches (28%) solution extension for a real PCIe 5.0 application.