designcon is part of the Informa Markets Division of Informa PLC
This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.
April 5-7, 2022|Santa Clara Convention Center| Santa Clara, CA
Donald Telian (SI Consultant, SiGuys)
Michael Steinberger (Consultant Software Engineer, MathWorks)
Michael Tsuk (Developer, MathWorks)
Vishwanath Iyer (Principal Software Engineer, MathWorks)
Janakinadh Yanamadala (Developer, MathWorks)
Location: Ballroom F
Date: Wednesday, April 6
Time: 3:00 pm - 3:45 pm
Track: 07. Optimizing High-Speed Link Design, 13. Modeling & Analysis of Interconnects
Format: Technical Session
Theme : Data Centers, High-speed Communications
Education Level: All
Pass Type: 2-Day Pass, All Access Pass
Vault Recording: TBD
Audience Level: All
As signaling rates move beyond 40 Gbps a proper understanding of Ground Return Vias (GRVs) is imperative. For decades engineers have placed GRVs next to signal layer transitions based on best practices, with little understanding of relevant quantity and spacing. Place GRVs too far away or pinout a BGA's GRVs incorrectly and a signal via's insertion loss (IL) can drop 40dB. This paper explains the science behind GRVs using practical examples confirmed by measurement and simulation. GRV placement's relationship to data rate and impact on IL, RL, Via Impedance, and Crosstalk are described.
* When and where GRVs become inadequate, and to what degree
* A method for proper GRV placement for next generation signaling speeds
* Understanding of the mechanics and mathematics related to GRV placement
* Measured and simulated data for various GRV structures
Attendees should have a basic understanding PCB via layout and implementation, and standard signal quality metrics such as Insertion Loss and Return Loss.