Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.
Location: Ballroom G
Date: Thursday, January 30
Time: 9:00am - 9:45am
Track: 08. Measurement, Simulation & Improving Jitter, Noise & BER (Pre & Post FEC), 09. High-Speed Signal Processing, Equalization & Coding
Format: Technical Session
Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!
Vault Recording: TBD
Audience Level: Intermediate
In addition to DFE burst errors, QPRBS31 is identified as another major source of correlated errors in 56G+ PAM4 systems. Analysis of QPRBS31 polynomial reveals the attenuation and repetition rules of worst-case ISI patterns whose maximum occurrence probability in an RS-FEC frame is around 1e-5~1e-6, where FER simulation was observed to diverge from measurement. This paper introduces a worst-case ISI pattern construction method and based on which a two-step FEC SG simulation method are introduced. Probabilities of all FEC errored symbol patterns under random and correlated input errors are combined for FER analysis. Examples are given and show good correlation.
QPRBS31 is proved to be a major source of correlated errors in 56G+ PAM4 systems. To model the correlated error impact and to close the gap between simulation and measurement, a worst-case ISI pattern construction method and a two-step FEC SG simulation method are introduced. Examples given show good correlation.