April 5-7, 2022|Santa Clara Convention Center| Santa Clara, CA

DesignCon 2022 Schedule Builder


Welcome to the DesignCon 2022 agenda and presentation download site. Here you can view and download conference, Chiphead Theater, and other event presentations before, during, and after the event. If you're looking for a presentation from a specific session that you're unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalog of available presentations.
Sign In Create Account Export | Need Help?
All Sessions Speakers My Schedule

Quick Guide to Recalibrate Your Signal Integrity Intuition for PCI Express Applications

Speakers:

Mike Resso  (Signal Integrity Application Scientist, Keysight Technologies)

Saish Sawant  (Application Development Engineer, Keysight Technologies)

Location: Mission City Ballroom B4

Date: Thursday, April 7

Time: 11:00 am - 11:40 am

Track: Sponsored Session

Format: Sponsored Session

Education Level: All

Pass Type: 2-Day Pass, All Access Pass, Expo Pass

Vault Recording: TBD

Audience Level: All

This presentation provides a review and updates on signal integrity (SI) analysis that improve your engineering intuition when dealing with PCI-X interfaces. PCI Express 5.0 technology is one of the most advanced computer I/O standards to be conceived for the high-volume manufacturing marketplace. This webinar will highlight for you some of the most notable physical layer channel characterization using new Physical Layer Test System (PLTS) software. We will also show you innovative simulation techniques using PathWave Advanced Design System (ADS) Software which can help you with device characterization and validation flow. The use of IBIS-AMI models and bit-by-bit simulations which provide you with non-linear equalization blocks that will help you to accurately predict your system’s overall performance.

Takeaway

1. Understanding of PCI Express technology requirements.
2. Knowledge of S-parameter matrices and conversion.
3. Understand simulation techniques for PCIe device characterization and validation.