DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Early Bird Registration Now Open till November 30th. Save Up to $300 Today!

DesignCon 2019 Presentation Viewer

Purchase procecdings

Welcome to the DesignCon Presentation Store. Here you can view and download conference and/or show floor theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, note that it’s likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

If you’d like to do a bulk download of all conference presentations or technical papers at once, please click here for conference presentations or click here for full technical papers. For sessions not included in the main conference, click here for Chiphead Theater presentations or click here for sponsored session presentations.

Reduce Simulation Complexity in DDR4 and Get Ready for DDR5

Stephen Slater (High-Speed Digital Simulation Product Manager, Keysight Technologies)

Location: Great America 1

Date: Thursday, January 31

Time: 11:05am - 11:45am

Track: Sponsored Sessions

Session Type: Sponsored Session

Vault Recording: TBD

Audience Level: Intermediate

Keysight Technologies

The insatiable desire for more bandwidth in data centers has led to intense pressure to push DDR5 memory technology out to market faster. Eagerly anticipated to release in 2019, DDR5 is expected to have twice the data rate of DDR4. For high-speed PCB designs, both DDR4 and DDR5 are not without challenges and significant risks as design margins shrink quickly. During this webinar you will learn how to cut through the complexity of setting up simulations for DDR. We’ll show you how to approach a practical design and analysis workflow for DDR4, and ready yourself for DDR5. Furthermore, you will better understand the simulation and modeling eco-system and how compliance measurements can be used to deliver a more predictable design flow and reduce time-to-market.
Key Learnings:
1. Learn how to cut through simulation complexity
2. Gain an understanding of design challenges and the IBIS-AMI modeling eco-system
3. Learn how to use simulation tools to prepare yourself for DDR5 designs now