DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Early Bird Registration Now Open till November 30th. Save Up to $300 Today!


DesignCon 2019 Presentation Viewer

Purchase procecdings

Welcome to the DesignCon Presentation Store. Here you can view and download conference and/or show floor theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, note that it’s likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

If you’d like to do a bulk download of all conference presentations or technical papers at once, please click here for conference presentations or click here for full technical papers. For sessions not included in the main conference, click here for Chiphead Theater presentations or click here for sponsored session presentations.

Reflection Cancellation Design with Embedded Resistor for DDR Memory System

Yang Wu (SI Enginner, Intel)

Maoxin Yin (SI Engineer, Intel)

Jun Ye (Test R&D Engineer , Intel)

Tao Xu (Engineering Manager, Intel)

Location: Ballroom A

Date: Wednesday, January 30

Time: 9:00am - 9:45am

Track: 04. System Co-Design: Modeling, Simulation & Measurement Validation, 05. Advances in Materials & Processing for PCBs, Modules & Packages

Session Type: Technical Session

Vault Recording: TBD

Audience Level: All

An innovative design is proposed in this paper to address the multi-load DDR command/ address/ control (CAC) signals' reflection problem without requiring additional layout spacing. In this design series resistors are inserted in the memory chip branches of the fly-by topology, which cancel the reflection in one direction. These resistors are implemented by embedded resistor technology to break the limitation of layout spacing. The simulation and validation results show this design can effectively optimize the margin of the CAC signals and help system to achieve higher operation speed.

Takeaway

A reflection cancellation design with series resistors for DDR control/address/command signal fly-by topology is implemented by embedded resistor technology. The simulation and validation results show this design can effectively optimize the signal quality and margin of the DDR control/address/command signals.

Intended Audience

.

Presentation Files

SLIDES_04_ReflectionCancellationDesignWithEmbedded_Wu.pdf
PAPER_04_ReflectionCancellationDesignWithEmbedded_Wu.pdf