Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.
WonSuk Choi (SI/PI Engineer, Samsung Electronics)
SangKeun Kwak (Principal Engineer, Samsung Electronics)
Location: Ballroom E
Date: Wednesday, January 29
Time: 11:00 am - 11:45 am
Track: 01. Signal & Power Integrity for Single-Multi Die, Interposer & Packaging
Format: Technical Session
Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!
Vault Recording: TBD
Audience Level: All
Continuous increase in the performance and speed of computer systems has led to more frequent field failures of memory systems. As a result, accurate measurement and modeling are becoming of utmost importance for memory vendors in order to guarantee the electrical reliability of their products. However, conventional on-chip measurement methodologies such as probing on the decoupling capacitor or a use of a test interposer between chip pads and measurement points. In this paper, we propose a novel method of measuring Signal Integrity and Power Integrity (SI/PI) performances of DRAM operation by directly probing on top of DRAM package. With this proposed test package, we prove the effectiveness of monitoring on-chip operation through simulation and measurement and hence, effectively enhance the level of SI/PI modeling and predictability of memory systems.
A new method of measuring SI/PI of memory system is presented based on directly probing on top of DRAM package. The effectiveness of this proposal for estimating DRAM operation in chip pad is verified through comparison between simulation and measurement.
Slides_DesignCon2020_Track01_ProbingOnTopOofDRAM_Choi1.pdf
Paper_DesignCon2020_Track01_ProbingOnTopOfDRAM_Choi_r1.pdf