Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.
Location: Great America 1
Date: Thursday, January 30
Time: 9:20am - 10:05am
Track: Keysight Education Forum
Vault Recording: TBD
|Test instrumentation is an integral part of the move to 112 Gbps/lane designs. The proposed reference receivers being investigated for these high speed SERDES are making a tradeoff between the performance gains of high tap count DFE’s compared to less complex FFE based equalization methods. While these committees have not converged on a definitive equalization strategy yet, the T&M contributions are supporting the combinations of FFE’s, CTLE’s and DFE. In most cases these filters operate orthogonally enough where they can be optimized sequentially to specific optimization targets such as eye height, DDJ minimization or pulse response optimization. This presentation will review efforts in test tools that are closely tracking standards work and describe optimization methods ensuring test instrumentation tracks the reference receivers with high accuracy and repeatability across different classes to tools.|