Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.
CHRISTOPHER DIMINICO (CTO/President, PHY-SI LLC)
Richard Mellitz (Distinguished Engineer , Samtec)
OJ Danzy (Senior RF and Microwave Application Engineer, Keysight Technologies)
Michael Resso (Signal Integrity Application Scientist , Keysight Technologies)
Mike Sapozhnikov (Signal Integrity Manager, Cisco Systems)
Michael Klempa (Ethernet and Storage Technical Manager of the PCIe, OCP NIC and Ethernet Testing Services , UNH-IOL)
Location: Ballroom D
Date: Thursday, January 30
Time: 8:00am - 8:45am
Track: 13. Modeling & Analysis of Interconnects, 12. Applying Test & Measurement Methodology
Format: Technical Session
Pass Type: 2-Day Pass, All-Access Pass, Alumni All-Access Pass - Get your pass now!
Vault Recording: TBD
Audience Level: Intermediate
The IEEE 802.3ck Task Force is developing physical layer (PHY) specifications for operating speeds of 100 Gb/s, 200 Gb/s and 400 Gb/s based on 100 Gb/s signaling per electrical lane. The IEEE 802.3 PHY specifications contain the transmission medium as well as the mechanical and electrical interfaces between the transmission medium. The Task Force objectives include supporting operation over electrical backplanes, with an insertion loss ≤28 dB at 26.56 GHz, and supporting operation over twin-axial copper cables with lengths up to at least 2 m; for single-lane (100 Gb/s), two-lane (200 Gb/s), and four-lane topologies (400 Gb/s).
Users of standards often question the basis for the specifications. Insight into the standards analysis and decision process will be detailed. Developing test and validation processes and philosophies often incur questions which may not be immediately evident on reading the specification; the paper is to assist with that understanding,