DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Early Bird Registration Now Open till November 30th. Save Up to $300 Today!

DesignCon 2019 Presentation Viewer

Purchase procecdings

Welcome to the DesignCon Presentation Store. Here you can view and download conference and/or show floor theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, note that it’s likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

If you’d like to do a bulk download of all conference presentations or technical papers at once, please click here for conference presentations or click here for full technical papers. For sessions not included in the main conference, click here for Chiphead Theater presentations or click here for sponsored session presentations.

Wideband Jitter Tracking for Low Power Clock Forwarded I/O Links

Armin Tajalli (Analog Architect, Kandou Bus)

Location: Ballroom E

Date: Thursday, January 31

Time: 8:00am - 8:45am

Track: 08. Optimizing High-Speed Serial Design, 10. High-Speed Signal Processing, Equalization & Coding

Session Type: Technical Session

Vault Recording: TBD

Audience Level: All

Advanced clocking schemes are introduced to improve link performance in forwarded clock serial I/O transceivers. To maximize jitter tracking characteristics of receiver, and increase horizontal eye opening and save power, new techniques to design very high bandwidth phase-locked loop circuits will be presented. Practical examples are presented to show effectiveness of the proposed clocking scheme.


(1) proper clocking system design helps to considerably reduce energy consumption in short-reach links; (2) high bandwidth jitter tracking helps to relax design constraints on serial data transmitter, hence reduce the design time and result into a more robust system; and (3) novel advanced techniques to extend bandwidth of PLLs.

Intended Audience

The audience are expected to have basic knowledge on the following topics: clocking, phase locked loops, and clock forwarded transceiver architecture.

Presentation Files