designcon is part of the Informa Markets Division of Informa PLC
This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.
April 5-7, 2022|Santa Clara Convention Center| Santa Clara, CA
Dr. Jong-Ru Guo is an analog design engineer at Intel Data Platform Group. He works on various I/O architectures including die-to-die and high-speed serial I/Os to support different standards and specifications. Prior to Intel, he developed high speed serial links ranging from 6.4Gbps to 28Gbps. His experience covers semiconductor physics & process, circuits, and platforms related designs. He has over 15 patents issued or pending.