DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

Sasikala JSenior Package Design EngineerAchronix Semiconductor Corporation

Sasikala J is a Senior Package Design Engineer at Achronix Semiconductor Corporation. She has worked in high speed signalling which includes DDR4,GDDR6,PCIeGen5 and other interfaces, power distribution and worked on high density buildup style packages for 10+ yearas. She has handled several package development projects that supported complex SoC meant for diverse end applications. She has a B.E. Electronics Engineering from Maharaja Institute, Anna University.