DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

Xu JiangSenior SI EngineerLuxshare-Ict

Xu Jiang is a Senior Signal Integrity Engineer at Luxshare-Ict. She holds a PhD in Microelectronics, Electrical Engineering, University of New Brunswick, Canada. Dr. Jiang has over 10 years of experience in signal integrity of high-speed interconnection and SI/PI of IC chips. Prior to her interests in the high-speed signal integrity, Dr. Jiang has over 15 years of IC designs experience, especially high-speed IO designs, IBIS-AMI modeling and transistor modeling. Over the last decade Dr. Jiang spent her career in HFSS simulation and analysis of IO connectors of OSFP, QSFP-DD, SFP-DD, zQSFP, zSFP, zCXP and GenZ, backplane connectors and board-to-board connectors, PCB board footprint design and analysis, high-speed cable assemblies, as well as the channel simulations. Dr. Jiang is an accomplished engineer.