DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.

Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

Hyosoon KangSoC Design EngineerIntel Corporation

Hyo-Soon Kang is a Signal and Power Integrity engineer at Intel Corporation. His responsibilities include the timing budgeting of high-speed links and the power supply noise induced jitter analysis on analog interface and core logic. From 2009 to 2017, he was with Package Development Team in Samsung Electronics Ltd., Korea. His research interests were in the area of signal integrity (SI) and power integrity (PI) of semiconductor packages. He received the B.S., M.S., and Ph.D. degrees in Electrical and Electronic Engineering from Yonsei University, Korea, in 2002, 2004, and 2009, respectively.