designcon is part of the Informa Markets Division of Informa PLC
This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.
April 5-7, 2022|Santa Clara Convention Center| Santa Clara, CA
Vijay Kasturi is currently Lead SI/PI Engineer in the Intel IP Group, working on I/O modeling and SI/PI solutions for next-gen DDR and SERDES IP Products. He graduated with a masterâ€™s degree specializing in EMC from University of Missouri-Rolla. He has 15+ yearsâ€™ experience in the SI/PI areas and published multiple external and Intel internal papers and patents.