DesignCon is part of the Informa Markets Division of Informa PLC

This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.


Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.

Yuchun LuPrinciple EngineerHuawei Technologies

Yu-Chun Lu joined Huawei Technologies in 2010 as a research engineer. He has been working on the high speed link architecture and modeling and FEC algorithm. He received his B.Eng. degree in communication engineering in 2005 and Ph.D. degree in communication and information system in 2010, both from Beijing Jiaotong University, China. He was a visiting researcher from January 2007 to August 2008 at McMaster University, Canada. His current interests include equalization, CDR, FEC, and simulation methodology. Currently, he researches on 112Gbps technologies for optical and electrical channels and next generation Ethernet.

Presenting: