This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.
DesignCon 2020 Schedule Builder
Welcome to the DesignCon 2020 agenda and presentation download site. Here you can view and download conference and/or Chiphead Theater presentations before, during, and after the event. If you’re looking for a presentation from a specific session that you’re unable to find here, it is likely because the presenter has not provided permission for external use or has not yet shared their presentation with us. Please check back after the event for a more complete catalogue of available presentations.
Stephen Scearce is the manager of the Enterprise Network Group Platform Engineering Signal Integrity team (ENG PE- SI). This team supports system and silicon high speed design for Cisco’s ENG. The primary focus areas for Stephen and his team are: ASIC/System Power Integrity (DC, AC, Transient), ASIC packaging, Serdes design/Analysis, and high speed memory design/analysis. Stephen has worked for Cisco for 19 years in the SI and EMC field. Prior to working at Cisco, Stephen worked for NASA in the Electromagnetic Research Branch HIRF team. Stephen has 5 US patents. He received his BSET and MSEE from Old Dominion University, Norfolk VA.
