April 5-7, 2022|Santa Clara Convention Center| Santa Clara, CA
Parag Upadhyaya (S’00 - M’07) received the B.S., M.S. and Ph.D. degrees in electrical engineering from Washington State University in 2000, 2005 and 2008, respectively. From 2001 and 2003, he was with Cypress Semiconductor working on development of high-speed wireline & optical transceivers. Since 2008, he has been with Xilinx Inc. where he is currently a Director of Engineering with the SERDES technology group leading development of high-speed transceivers for FPGA application. He has authored or co-authored over 68 journal, conference, and book chapter publications. He holds 43+ US patents. His interest includes high speed mixed signal circuits for wireline, wireless & optical transceivers, high speed data converters and PLLs. He also serves as a Technical Program Committee member of the Symposia on VLSI Technology and Circuits.