designcon is part of the Informa Markets Division of Informa PLC
This site is operated by a business or businesses owned by Informa PLC and all copyright resides with them. Informa PLC's registered office is 5 Howick Place, London SW1P 1WG. Registered in England and Wales. Number 8860726.
April 5-7, 2022|Santa Clara Convention Center| Santa Clara, CA
John Y Yang is a circuit architect of next generation physical layer link at Intel IO Technology and Standards Group. He works on product development and research of high-speed IO, memory IO, in-package and optics IO. His research interest also includes circuit system modeling, signal and power integrity. He has over 6 patents and 6 publications.